The ALTRO (ALICE TPC Read Out) 4 ) produced in each collision, is a multi-component detector. A central role in the ALICE detector is played by the Time Projection Chamber [2] (TPC), which provides a threedimensional reconstruction of the particle trajectories. The ALICE TPC consists of a cylindrical gas volume of about 90m 3 under a uniform electrostatic field. Charged particles traversing the TPC volume ionise the gas along their path liberating electrons that drift towards the chamber endplates. At the endplates, conventional Multi-Wire Proportional Chambers (MWPC) provide the charge amplification and readout by means of a cathode plane segmented in about 6x10 5 pads. For every pad, the charge is integrated and subsequently shaped by a shaping amplifier. The pulse height spectrum over the TPC maximal drift length is converted in digital data, compressed, and stored in a memory. In a MWPC the signal released on the pads is characterised by a fast rise time (less than 1ns) and a long tail. The shape of the signal tail is rather complex and depends on the details of the chamber and pad geometry. This tail, causing pile-up effects, sets the main limitation to the maximum track density at which a MWPC can be exposed. Therefore, an accurate tail cancellation and baseline restoration of the detector signal are fundamental requirements for the front-end electronics design especially if data compression has to be performed on-line before shipping the data out of the detector. The readout electronics for the ALICE TPC has to satisfy many other constraints while meeting the required performance specifications. Mainly, it needs to fit into the overall detector structure and, in particular, into the available space, which is inaccessible while the experiment is running. This has important consequences in terms of integration density, long-term reliability, and power. In particular, the requirements for electronics with minimal dimensions, power and cost drive the integration density as high as possible. The unavailability of commercial components that integrate a high number of A/D converters and the need to combine A/D converters with a custom data processor have driven the design of the ALTRO (ALICE TPC Read Out) chip that integrates 16 channels, each of them consisting of a 10-bit ADC, a pipelined Data Processor and a multi-acquisition Data Memory. Fig. 1 shows a simplified block diagram of the chip.
I. INTRODUCTION ALICE [1] (A Large Ion
Collider Experiment), currently in preparation for initial operation in 2007, is dedicated to the study of the collisions of several species of ions. The experimental apparatus to study the high number of particles (up to 3x10 4 ) produced in each collision, is a multi-component detector. A central role in the ALICE detector is played by the Time Projection Chamber [2] (TPC), which provides a threedimensional reconstruction of the particle trajectories. The ALICE TPC consists of a cylindrical gas volume of about 90m 3 under a uniform electrostatic field. Charged particles traversing the TPC volume ionise the gas along their path liberating electrons that drift towards the chamber endplates. At the endplates, conventional Multi-Wire Proportional Chambers (MWPC) provide the charge amplification and readout by means of a cathode plane segmented in about 6x10 5 pads. For every pad, the charge is integrated and subsequently shaped by a shaping amplifier. The pulse height spectrum over the TPC maximal drift length is converted in digital data, compressed, and stored in a memory. In a MWPC the signal released on the pads is characterised by a fast rise time (less than 1ns) and a long tail. The shape of the signal tail is rather complex and depends on the details of the chamber and pad geometry. This tail, causing pile-up effects, sets the main limitation to the maximum track density at which a MWPC can be exposed. Therefore, an accurate tail cancellation and baseline restoration of the detector signal are fundamental requirements for the front-end electronics design especially if data compression has to be performed on-line before shipping the data out of the detector. The readout electronics for the ALICE TPC has to satisfy many other constraints while meeting the required performance specifications. Mainly, it needs to fit into the overall detector structure and, in particular, into the available space, which is inaccessible while the experiment is running. This has important consequences in terms of integration density, long-term reliability, and power. In particular, the requirements for electronics with minimal dimensions, power and cost drive the integration density as high as possible. The unavailability of commercial components that integrate a high number of A/D converters and the need to combine A/D converters with a custom data processor have driven the design of the ALTRO (ALICE TPC Read Out) chip that integrates 16 channels, each of them consisting of a 10-bit ADC, a pipelined Data Processor and a multi-acquisition Data Memory. Fig. 1 shows a simplified block diagram of the chip.
II. CIRCUIT DESCRIPTION

A. Overview
The ALTRO chip is a mixed analogue-digital custom integrated circuit dedicated to the digitisation and processing of gaseous detector signals. It contains 16 channels operating concurrently on the analogue signals coming from 16 independent inputs.
The ALTRO is developed to process a train of pulses sitting on a common baseline. When a L1 trigger is received, a predefined number of samples is processed and temporarily stored in a data memory (acquisition). Upon L2 trigger arrival the latest acquisition is frozen, otherwise it is overwritten by the next acquisition.
The Data Processor, running at the sampling frequency, implements, in several cascaded units, different algorithms that are used to condition and shape the signal. After digitisation the Baseline Correction I is able to correct low frequency perturbations and systematic effects. The next processing block is an 18-bit, fixed-point, 3 rd order Tail Cancellation Filter. The filter is able to suppress the signal tail, within 1µs after the pulse peak, with the accuracy of 1 LSB. Since the filter coefficients for each channel are fully programmable and reconfigurable, the circuit is able to cancel a wide range of signal tail shapes. This feature allows a constant quality of the output signal regardless of ageing effects on the detector and/or channel-to-channel fluctuations. The subsequent processing block, the Baseline Correction II, applies a baseline correction scheme based on a moving average filter. This scheme removes non-systematic perturbations of the baseline that are superimposed to the signal. At the output of this block, the signal baseline is constant with an accuracy of 1 LSB. Such accuracy allows an efficient signal compression using a ZeroSuppression procedure, which discards all data below a programmable threshold. Each data packet is formatted with its time stamp and size information in a way that reconstruction is possible afterwards. The output of the Data Processor is sent to a Data Memory of 5Kbyte, able to store up to 8 acquisitions. The data can be read out from the chip at a maximum speed of 60MHz through a 40-bit wide bus, yielding a total bandwidth of 300Mbyte/s. Moreover, the readout speed and the ADC sampling frequency are independent.
A more detailed description of these blocks is given hereafter.
B. Analogue-to-digital conversion
The Analogue to Digital conversion is based on the ST Microelectronics TSA1001 [3], a 10-bit pipelined ADC with 1.5 bit/stage and digital error correction to provide a good static linearity and achieve a high effective number of bits. It is a fully differential circuit with 1Vpp input range (2V differential swing).
The polarization current of the ADC is adjustable. It controls the bandwidth of the input stage and has a direct impact on the overall power consumption, allowing the user to tune it for the levels required by his application.
In the octal ADC macro used for the ALTRO chip, these inputs could not be tied together, thus requiring an internal polarization current for each channel. The adjustment is however rather simple, since the internal resistor is divided in multiple taps and only one metal layer has to be changed to connect to a different tap, allowing the chip to be customised for specific applications. Two different versions of the ALTRO chip are available with a maximum rate of 25MSPS and 40MSPS, and a power consumption of 12.5mW and 43mW respectively.
C. Baseline Correction I
This first stage is able to perform several operations on the input signal: channel-to-channel gain equalization, nonlinearity correction, temperature drift compensation, offset removal and the subtraction of systematic spurious signals using a pattern stored in a dedicated memory. It is also possible to change the polarity of the input signal. This stage is composed of two main circuits:
• A self-calibration circuit. It tracks continuously the signal outside the acquisition time, computing its cumulative average. Upon arrival of a first level trigger, its last value is used as self-calibrated offset to be subtracted to all the samples during the acquisition time. This allows correcting for slow baseline perturbations such as temperature drifts.
• A pattern memory (Baseline Memory, 1k×10 bits). On every acquisition, the values stored in a memory can be subtracted from the input signal, thus removing systematic perturbations. Alternatively, the pattern memory can be used as a Look-Up Table ( LUT) to perform non-linear conversion or to equalize the response across different channels. Also, for test purposes, this memory can inject a pattern in the processing chain to allow the testing of all the logic downstream without the need of an external analogue signal. Fig. 2 shows a complete block diagram of the Baseline Correction I unit. As it is mentioned above, the circuit is based on a memory, the self-calibration circuit, an 11-bit adder and a set of multiplexers, which control the modes of operation. 
D. Tail Cancellation Filter
A gaseous detector signal is a pulse characterized by a fast rise time (less than 1 ns) and a long tail with a rather complex shape, which depends on the details of the wires, the pad geometry and the gas composition of the chamber. When two pulses are very close, the second sits on the tail of the first one, distorting its apparent amplitude (pile-up). In addition, when there is high occupancy the sum of the tails shifts the baseline thus rendering the zero suppression quite inefficient. In order to minimize such effect, the ALTRO chip incorporates a digital filter, whose functions are described in detail in [4] , for the cancellation of the signal tail.
As it is shown in Fig. 3 , the filter is an 18-bit, fixed point, 3
rd order IIR digital filter acting in the time domain. It is composed of 3 first order filters in cascade. The input and output of the filter is in 11-bit 2's complement format. The operation of the filter is flexible by changing 6 fullyprogrammable coefficients, K1, K2, K3, L1, L2 and L3. E. Baseline Correction II This unit performs a second baseline correction, removing signal perturbations created by non-systematic effects. The Baseline correction II unit is based on two main blocks, a double threshold scheme and a moving average filter (Fig. 4) . Given a value of the baseline, an acceptance window is defined by two thresholds above and below it. The baseline is updated based on the average of the last 8 samples that fall inside that window. When there is a fast variation in the signal, like a cluster, the samples are out of the acceptance window, and therefore excluded from the baseline calculation. The value of each sample is corrected using the last value calculated by the moving average filter. This filter is based on an 11-bit FIR structure. A detailed description of the filter is shown in Fig. 5 .
At the output, the signal is coerced to a range between 0 and 1023. An offset can also be added to the processed signal to preserve the information below zero.
F. Zero Suppression
At this stage, when the signal perturbations have been removed, it is safe to apply a fixed threshold (see Fig. 6 (a) ). The Zero Suppression scheme allows compressing the data stream. At this stage a fixed constant decision level (threshold) is applied, allowing the detection of the pulses that are above the threshold. This unit implements other additional features:
• Glitch filter. This circuit checks for a consecutive number of samples above the threshold, confirming the existence of a real pulse, and thus reducing the impulsive noise sensitivity (see Fig. 6(b) ).
• Extraction features. In order to keep enough information for further extraction, the complete pulse shape must be recorded. Therefore, the possibility to record pre and postsamples is provided (see Fig. 6 (c)).
• Cluster merger. As it is described in next section, two extra words are needed for every new set of data. Therefore, the merging of two consecutive sets that are closer than three samples is performed (see Fig. 6(d) ). 
G. Data Format
Each identified and isolated set of data must be tagged with two words, its time stamp and size, in order to be able to reconstruct the event afterwards. The time information added to each set during the formatting phase corresponds to the time-stamp of the last sample in the set. The size represents the number of 10-bit words in the set, including the data samples, time stamp and itself.
The data transfer is done through a 40 bit wide bi-directional bus. That implies the formatting of the 10-bit words to 40-bit words. The result is a 40-bit back linked data block in which the trigger related and processed data of the ALTRO chip is encoded. The packet is ended by a special word containing essential information to unpack the formatted data: the total number of 10-bit words in the packet (this word provides the position o the last 10-bit word in the packet); and the hardware and channel address, this address represents a sort of geographical address and is used in the data packet to identify unambiguously to which channel the data packet is associated.
H. Multiple-Event Memory
The ALTRO data memory (1024×40 bits) is partitioned in either 4 or 8 buffers. The size of the memory allows storing 4 complete events with non-zero-suppressed data. The way the data streams are sorted and recovered from the memory is completely transparent to the user. Each data stream will be stored in the next available memory block. When all the memory buffers are occupied a full signal is generated to ignore further triggers. 
III. PHYSICAL IMPLEMENTATION
The ALTRO chip is manufactured in the ST Microelectronics HCMOS7 0.25µm technology. The integration of the ADC imposes certain restrictions to the layout and the pin-out of the chip in order to guarantee a good performance in terms of noise and conversion reliability. The 16 ADCs are arranged in two octal-ADC macros. The pedestal memories, since they work with the same frequency as the ADCs, are placed close to the macros on the left and right side as shown in Fig. 7 . The data memories are readout at a frequency that is un-correlated to the sampling rate. To avoid noise induced by the memories into the ADC, they are placed towards the centre of the chip, and rather distant from the ADCs macros. The placement of the memories reflects the regular structure of the 16 concurrent processing channels. An important layout concern was to avoid logic-induced noise into the ADCs. In this sense, special care was taken to route the clock trees for the processing logic and the ADCs in order to have a clean environment on the sampling aperture instant as detailed in [5] .
Avoiding noise propagated through the supply and ground was also a concern. The analogue and digital power supplies are separated. On the other hand, a P + substrate tied down Guard Ring was inserted around each ADC and between the ADCs and the digital circuit. This guard ring creates a lowimpedance path between the substrate and ground thus reducing surface noise between adjacent ADCs and digital noise propagated through the substrate. The key figures of the ALTRO chip layout are depicted in Table I . IV. PERFORMANCE A set of tests was implemented so as to assess the performance of the chip. Effective Number Of Bits (ENOB), Differential Non-Linearity (DNL) and Integral Non-Linearity (INL) aimed at proving the correct ADC behaviour. The frequency spectrum showed the nature of the noise and the Spurious-Free Dynamic Range (SFDR). A set of digital tests exercised every block of the data processor and the common logic at different sampling and readout frequencies.
The outcome of these tests is summarized in Table II . Two different configurations of the polarization resistor of the ADC have been tested. The first version has a polarization resistor value of 20 kΩ, which gives the maximum performance of the ADC. The second version has a resistor value of 90 kΩ, optimised for the ALICE TPC application.
The final test was to inject a real analogue signal using a synthesized waveform generator to evaluate the performance of the overall processing chain. The input signal was artificially generated, using real measured pulses combined according to the expected amplitude and population distribution for the ALICE experiment. Pile-up appears at this point when a pulse sits on the tail of a previous pulse. Several contaminating effects were added on purpose, as shown in Fig. 9 (a) . These perturbations were observed in the operation of previous large-size TPCs: systematic effects (first oscillation), non-systematic effects (second bump) and slow baseline drifts. Fig. 9 (b) depicts the signal after the Baseline Correction I unit. The systematic effect and the offset are removed by subtracting the content of the baseline memory. However, the presence of pile-up and non-systematic effects prevents performing a Zero Suppression based on a fixed threshold at this stage. The Tail Cancellation Filter can remove pile-up effects by filtering the cluster tails, as shown in Fig. 9 (c). This figure also shows the acceptance window used by the Baseline Correction II. Anything falling within this window is averaged to calculate the next baseline value, which is then subtracted from the signal. Fig. 9 (d) shows the output of this block, which provides a signal sitting on a flat baseline, which is now suitable for a Zero Suppression based on a fixed threshold. 
V. CONCLUSIONS
The ALTRO chip, developed for the ALICE experiment at the CERN LHC, responds to the demands of the new HEP experiments to embed in a single chip the circuit to digitize, process, compress and store the information of a high number of channels. The chip, which is implemented in a 0.25µm CMOS technology, has an area of 64mm 2 and a power consumption of 320mW when the 16 channels are acquiring at 10MHz rate. The measurements show a resolution better than 9.5 ENOB on all channels and a channel-to-channel cross talk below -65dB. Although optimised for the ALICE TPC requirements, its architecture and the programmability of its processing blocks makes it suitable for a wider class of applications. 
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